平臺與材料

一個寫好的工程，綜合通過，不用布局布線，ISE或Vivado皆可。如果是ISE，需要在properties里取消選中 iobuf 。這樣就只能被當做內部模塊調用了。

Vivado

步驟

打開Vivado，創建一個工程

Tools -> Create or package IP

里面有三個選項，分別是打包本工程，打包本工程的一個Design，打包一個目錄下的工程。

一般會選第三個。

在該目錄下，應該有一個Vivado或者ISE工程，綜合通過了的。

選擇完打包的目錄后，選擇Automatically select top module。

一般都能選擇到正確的top module，如果選錯了，先查看文件是否全部導入，如果全部導入了還選錯頂層模塊，那就右鍵手動set as top。

這個時候在右上側的代碼視窗里應該出現了配置IP核的選項，有好幾種，慢慢選，完了在最后一欄檢查有沒錯漏，然后點package IP。

然后IP就生成好了，在Block Design的原理圖視窗右鍵add IP，就能找到你剛剛打包的IP了。

官方解釋：

Description

There is a black-box submodule in the design which is fed with an EDIF/NGC netlist. The following errors and warnings are issued during Translate:

"ERROR:NgdBuild:770 - IBUF 'b_IBUF' and IBUF 'b_ibuf' on net 'b_IBUF' are linedup in series. Buffers of the same direction cannot be placed in series.

WARNING:NgdBuild:463 - input pad net 'b_IBUF' has an illegal input buffer

ERROR:NgdBuild:925 - input net 'b_IBUF' is connected to the incorrect side ofbuffer(s):

pin O on block b_IBUF with type IBUF

ERROR:NgdBuild:924 - input pad net 'clk_BUFGP' is driving non-buffer primitives:

pin C on block h with type FDR, pin C on block g with type FD, pin O on block clk_BUFGP/BUFG with type BUFG

ERROR:NgdBuild:809 - output pad net 'e' has an illegal load:

pin I1 on block Mxor_g_xor0000_Result1 with type LUT2

ERROR:NgdBuild:455 - logical net 'h' has multiple driver(s):

pin Q on block h with type FDR, pin PAD on block h.PAD with type PAD"

How can I resolve these errors?

Solution

These errors are issued because the submodule EDIF/NGC netlist contains IBUFs/OBUFs. XST also adds IBUFs and OBUFs to the top level, so that they are lined up or the pads are driving/being driven by non-buffer components.

When an EDIF/NGC netlist is used as a submodule of another design, the following conditions must be met:

If the input/output ports of the submodule are connected to the top module ports directly, like port1in the following figure, the IBUFs/OBUFs can be put in the submodule,but theXST property "Read Cores"has tobe checked. Then,XSTwill read the netlistin the project directory or a location specified in "Cores Search Directories" and will not add extra IBUFs/OBUFs on these top level ports.

If theinput/output ports of the submodule are NOT connected to the top module ports directly, like port2 inthe following figure, the IBUFs/OBUFs must not be put in the submodule.

The following are some solutions to this problem.

Disable IBUF/OBUF insertion when you generate the submodule netlist. Add all IBUFs/OBUFsto the top level.

For XST, go to Synthesis Properties -> Xilinx Specific Options -> uncheck "Add I/O Buffers"

For Synplify Pro, go to Implementation Options -> Device tab -> check "Disable I/O Insertion"

Selectively disableIBUF/OBUF insertion onthe input/output ports that are NOT connected to the top module ports directly.

For XST, use "buffer_type" constraint. Please refer to XST User Guide.

For Synplify Pro, refer to (Xilinx Answer 4508).

If theIBUF/OBUFs are instantiated in the submodule, disablingIBUF/OBUF insertiondoes not remove the buffers from the submodule. If this is the case, remove theIBUF/OBUFs instantaiation from the submodule and instantiate them in the top level.

創作挑戰賽新人創作獎勵來咯，堅持創作打卡瓜分現金大獎

總結

以上是生活随笔為你收集整理的bufg和bufgp_如何将自己写的verilog模块封装成IP核(一)的全部內容，希望文章能夠幫你解決所遇到的問題。

如果覺得生活随笔網站內容還不錯，歡迎將生活随笔推薦給好友。